

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/695,630	10/27/2003		Shih-Hsiung Lin	JCLA9730	5386
27765	7590	11/06/2006		EXAMINER	
NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION				WILLIAMS, ALEXANDER O	
P.O. BOX 506 MERRIFIELD, VA 22116			ART UNIT	PAPER NUMBER	
	,			2826	,

DATE MAILED: 11/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/695,630	LIN ET AL.					
Office Action Summary	Examiner	Art Unit					
	Alexander O. Williams	2826					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address							
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 06 S 2a) This action is FINAL.	ATE OF THIS COMMUNICATION (36(a). In no event, however, may a reply be swill apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON g date of this communication, even if timely file.	DN. timely filed m the mailing date of this communication. IED (35 U.S.C. § 133).					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) ⊠ Claim(s) <u>75, 78-83, 86-89 and 91-161</u> is/are p 4a) Of the above claim(s) is/are withdray 5) ⊠ Claim(s) <u>83,86-89,91-94,97-101,103-107 and</u> 6) ⊠ Claim(s) <u>75, 78 to 82 and 102</u> is/are rejected. 7) ⊠ Claim(s) <u>108-117</u> is/are objected to. 8) □ Claim(s) are subject to restriction and/o	wn from consideration. 118-161 is/are allowed.						
Application Papers 9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	epted or b) objected to by the drawing(s) be held in abeyance. So ion is required if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applica nity documents have been receiv u (PCT Rule 17.2(a)).	tion No ved in this National Stage					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date U.S. Patent and Trademark Office	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 6) Other:	Date					
	tion Summary P	art of Paper No./Mail Date 20061030					

Serial Number: 10/695630 Attorney's Docket #: MEGP0005USA4

Filing Date: 10/27/2003; claimed foreign priority to 10/25/2002

Applicant: Lin et al.

Examiner: Alexander Williams

Applicant's RCE/Amendment filed 9/6/06 to the election of the sub-species II, figure 45, claims 75-101 filed 10/28/05, has been acknowledged.

Claims 1-74, 76, 77, 84, 85, 90, 95 and 96 have been cancelled.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

Initially, it is noted that the 35 U.S.C. § 103 rejection based on a metal layer and a copper layer deals with an issue (i.e., the integration of multiple pieces into one piece or

conversely, using multiple pieces in replacing a single piece) that has been previously decided by the courts.

In <u>Howard v. Detroit Stove Works</u> 150 U.S. 164 (1893), the Court held, "it involves no invention to cast in one piece an article which has formerly been cast in two pieces and put together...."

In <u>In re Larson</u> 144 USPQ 347 (CCPA 1965), the term "integral" did not define over a multi-piece structure secured as a single unit. More importantly, the court went further and stated, "we are inclined to agree with the solicitor that the use of a one-piece construction instead of the [multi-piece] structure disclosed in Tuttle et al. would be merely a matter of obvious engineering choice" (bracketed material added). The court cited <u>In re Fridolph</u> for support.

In re Fridolph 135 USPQ 319 (CCPA 1962) deals with submitted affidavits relating to this issue. The underlying issue in In re Fridolph was related to the end result of making a multi-piece structure into a one-piece structure. Generally, favorable patentable weight was accorded if the one-piece structure yielded results not expected from the modification of the two-piece structure into a single piece structure.

Claims 75, 78 to 82 and 102 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Shibata (U.S. Patent # 6,734,556 B2).

75. Shibata (figures 1 to 17) specifically figure 8 show a multi-chip structure comprising: a first chip 1 comprising a pad 31 comprising a metal layer (first part of the copper layer 31), a copper layer (second part of copper layer 31) over said metal layer; a second chip 2; and a tin-containing material 34 connecting said pad to said second chip. 78. The structure of Claim 75, Shibata show wherein said pad further comprises a gold layer 33 over said nickel layer.

79. The structure of Claim 75, Shibata show wherein said tin-containing material further comprises copper.

- 80. The structure of Claim 75, Shibata further comprising a wire **6** wirebonded to said first chip (see figure 1A).
- 81. The structure of Claim 75, Shibata show wherein said tin-containing material further comprises lead (inherent).
- 82. The structure of Claim 75, Shibata show wherein said tin-containing material further comprises silver (inherent).
- 102. The structure of claim 75, Shibata show wherein said tin-containing material **11a** covers a top surface and a sidewall of said pad **11** (see figure 2a).

Therefore, it would have been obvious to one of ordinary skill in the art to use the metal layer and the copper layer as "merely a matter of obvious engineering choice" as set forth in the above case law.

[0052] In the example shown in FIGS. 1, on both of the first and second semiconductor chips 1 and 2, the respective bump electrodes 11 and 21 are formed by plating etc. to a thickness of 10-30 .mu.m or so, in addition to which the bump electrode 11 of the first semiconductor chip 1 is provided with Sn (second metal) formed thereon to a thickness of 0.5-3.0 .mu.m by electroless plating or sputtering. The bump electrodes 11 and 21 themselves are formed conventionally in that, as shown in FIG. 1C illustrating the expanded cross-sectional view of the bump electrode, on the electrode terminals 12 and 22 made of aluminum are respectively formed barrier metal layer 14 and 24 in a two-layer or three-layer construction, for example, which consists of a first layer made of Ti or Cr, a second layer made of W, Pt, Ag, Cu, or Ni, and a third layer made of Au etc. Thereon are formed the bump electrodes 11 and 21 made of Au, Cu, etc. respectively. Note here that reference numerals 17 and $\overline{27}$ indicate an insulator film.

[0074] To join the <u>chips</u> through the wiring portion, in place of the Au wiring 18 shown in FIG. 7, an Al or Cu wiring may be formed in some cases. In such a case also, the joining portion of, for example, an Al wiring, can be provided with the barrier metal layer, the Au layer, and the <u>Sn</u> coating as shown in FIG. 7 to thereby join the <u>chips</u> easily. In the case of a <u>Cu</u> wiring, on the other hand, as shown in FIG. 8, on a Cu wiring 31, only

the joining portion can be provided with a barrier metal layer 32 made of Ti/W or $\underline{\text{Ni}}$ by plating and, thereon, with an $\underline{\text{Sn}}$ coating 34 to thereby be joined with the <u>second semiconductor chip</u> 2 having the bump <u>electrode</u> 21 made of Au as mentioned above. Note here that the barrier metal layer 32 is provided to improve joining between the Au layer 33 and the Cu wiring 31.

[0032] Also, it is preferable that the metals are made of Au and the low-melting point metal layer is made of <u>Sn</u> or an Au--Sn alloy and also the first <u>semiconductor</u> chip or <u>substrate</u> and the second <u>semiconductor</u> chip are superposed one on the other with the <u>electrode terminals</u> or the wirings thereof as facing each other and heated to a temperature at which the Au--Sn alloy or <u>Sn</u> melts, to be self-aligned and joined with each other. That is, when these portion can be joined to each other by use of the Au--Sn alloy and heating them to a temperature of 280.degree. C. or so, they melt completely and, therefore, needs no pressure application nor complete alignment, to be brought up by surface tension to the joining position such as the <u>bump</u> in self-alignment.

[0052] In the example shown in FIGS. 1, on both of the first and second semiconductor chips 1 and 2, the respective bump electrodes 11 and 21 are formed by plating etc. to a thickness of 10-30 .mu.m or so, in addition to which the bump electrode 11 of the first semiconductor chip 1 is provided with Sn (second metal) formed thereon to a thickness of 0.5-3.0 .mu.m by electroless plating or sputtering. The bump electrodes 11 and 21 themselves are formed conventionally in that, as shown in FIG. 1C illustrating the expanded cross-sectional view of the bump electrode, on the electrode terminals 12 and 22 made of aluminum are respectively formed barrier metal layer 14 and 24 in a two-layer or three-layer construction, for example, which consists of a first layer made of Ti or Cr, a second layer made of W, Pt, Ag, Cu, or Ni, and a third layer made of Au etc. Thereon are formed the bump electrodes 11 and 21 made of Au, Cu, etc. respectively. Note here that reference numerals 17 and 27 indicate an insulator film.

[0053] An $\underline{\text{Sn}}$ coating 11a is provided on the $\underline{\text{bump electrode}}$ 11 made of Au, so that at around a temperature of 230.degree. C., Sn with a melting point of 232.degree. C. or so melts to be alloyed with Au having a melting point of 1064.degree. C. to

thereby provide an eutectic alloy and, at around a temperature of 280.degree. C., an alloy layer 3 made of an Au--Sn alloy is formed on the joining surface to permit both the bump electrode 11 and 21 to be melt-adhered to each other. (In case of bonding Au bump and Au bump, they are melt-adhered to each other when heated to a temperature of 450.degree. C. or so under pressure because they are of the same metal.) That is, these bump electrodes 11 and 21 can be melt-adhered to each other at such a low temperature as not to damage the circuit elements formed on the semiconductor substrate. Therefore, any other metal than Au and Sn can be used as far as such a relationship is satisfied between the first metal making up the bump electrode 11 and the overlying second metal coating 11a that the second metal may have a lower melting point than the first metal and, therefore, the second metal can melt to thereby be alloyed with the first metal for melt-adhesion.

[0055] In the second semiconductor chip 2, on the other hand, for example, memory circuits are formed in a matrix, in such a configuration that portions connected to the driver circuit or the external lead are formed as the electrode terminal 22 on the surface of its semiconductor substrate, on the surface of which electrode terminal 22 is also formed the bump electrode 21 made of Au like in the case of the first semiconductor chip 1. This bump electrode 21 may have, if desired, an Sn coating formed thereon like in the case of the first semiconductor chip 1. Alternatively, the first semiconductor chip 1 has no Sn coating formed thereon, while the second semiconductor chip 2 may has an Sn coating formed only on the bump electrode 21. That is, it is only necessary to provide the Sn coating on at least one of these two chips.

[0057] To interconnect the <u>bump</u> electrodes 11 and 21 of the respective first and second <u>semiconductor</u> chips 1 and 2, for example, the first <u>semiconductor</u> chip 1 is put on a <u>substrate</u> stage which can be heated to then superpose the second <u>semiconductor</u> chip 2 thereon by a mounter in rough alignment of the <u>bumps</u>, which is heated to a temperature of 300.degree. C. or so while applying thereon load of around its own weight of the second semiconductor chip so that the <u>Sn</u> coating 11a may melt to form an eutectic with Au of the <u>bump electrodes</u> 11 and 21, thus forming the alloy layer 3. In this case, even if, as shown in FIG. 13A, the first and second semiconductor chips 1 and 2 are not completely aligned with each other, when

the alloy layer 3 is formed at around a temperature of 300.degree. C. to melt this alloy layer, the second chip 2 moves, as shown in FIG. 13B, by surface tension of the alloy layer 3 in such a manner that they may be joined center-to-center of bump electrodes 11 and 21 each other (self-alignment). When they are cooled then, the alloy layer 3 is solidified so that they may be adhered to each other.

[0058] This self-alignment is possible not only between one semiconductor chip and another but also between a substrate and a semiconductor chip as well, in which case low-melting point metal such as the Au-Sn alloy layer is melted. Note here that although this example has employed as the load only its own weight of the second semiconductor chip during joining, an extra some weight may preferably be added when the number of the joining portions such as bumps is large to thereby reduce the load for each of them. For example, load of 2 gram for each bump may be applied at a temperature of 350.degree. C. in joining.

[0070] Since Au diffuses almost 10 times as much as Sn, the Sn concentration over the bump electrodes 11 and 21 and the joining portion 3 after joining is distributed, as shown in FIG. 5, highest at the center of the joining portion where the Sn coating 11a is provided and lower gradually toward the root of the bump electrodes 11 and 21. Therefore, preferably the Sn coating thickness and the joining time and temperature are adjusted so that the Au concentration is at least 65 weightpercent even at the point where the Sn concentration hits the peak and 100 weight-percent at the root of the bump electrodes 11 and 21. Note here that the Au concentration is meant to be, for example, at least 65 weight-percent not all over the bump electrode surfaces but just over at least 60% of the whole area because the electrodes are not in a complete steady state. The joining time and temperature and the Sn layer thickness can be adjusted so that, for example, the Au concentration is at least 65 weight-percent at such a joining portion, still leaving a point where the Au concentration is 100 weight-percent.

[0071] More preferably, the Au--Sn eutectic layer (joining portion 3) is at least 0.8 .mu.m and 5.mu. or less in thickness. To this end, the Sn coating must be 0.1 to 4.0 .mu.m in thickness. In this case, to leave a complete Au layer as is, the Au layer (bump electrode) must be formed thick.

[0072] Although the example shown in FIGS. 1A to 1C has the bump electrodes 11 and 21 formed on the electrode terminals of the first and second semiconductor chips 1 and 2 respectively, the bump electrode only needs to be formed on at least one of these electrode terminals as far as it is positioned at the interconnection or may be joined to the electrode terminal. This case is exemplified in FIG. 6, which shows an expanded cross-sectional view of only the interconnection. the connection electrode terminal 12 of the first semiconductor chip 1, instead of a bump electrode, a metal film (Au film) 15 made of, for example, Au with a thickness of 0.2 to 0.5 .mu.m is provided via the barrier metal layer 14, on which a second metal coating (Sn coating) 16 is provided to the same thickness as the Au film 15. On the second semiconductor chip 2, on the other hand, the bump electrode 21 made of Au is formed in almost the same manner as above, in such a construction that the bump electrode 21 is alloyed with the Sn coating 16 to thereby be melt-adhered to the Au film 15 overlying the electrode terminal This Sn coating 16 may be provided on the side of the bump electrode 21 of the second semiconductor chip 2 or on both sides and connected with them in the same way as the above.

[0082] Although the above-mentioned examples have joined the interconnection portions to each other via the bumps by joining and alloying the first metal with a relatively high melting point and the second metal with a relatively low melting point with each other, such third metal such as, for example, an Au-Sn alloy that melts at a temperature of 300.degree. C. or so can be provided on that joining surface and then melted for joining. This is exemplified in FIG. 12, which shows, like FIG. 6, only the bump electrode as expanded. The third metal may be an Au-Sn alloy etc. described later.

[0083] In FIG. 12, the same components with FIG. 1 are indicated by the same reference numerals and their explanation is omitted. The bump electrode 11 provided on the barrier metal layer 14 of the first semiconductor chip 1 is made of, for example, Ni and has at the joining portion on its right surface a low-melting point alloy layer such as an Au--Sn eutectic alloy (with a ratio of, e.g., Au:Sn=80:20) as a third metal layer 19 formed to a thickness of, for example, 0.5 to 3.0 .mu.m or so. This Au--Sn layer 19 is formed to such a thickness by sputtering, electroless plating, etc.

[0084] The <u>semiconductor</u> chip 1 provided with the Au-Sn layer 19 on the <u>bump electrode</u> 11 can be joined with the second <u>semiconductor</u> chip 2 by, like in the case of the above-mentioned example shown in FIGS. 1A and 1B, putting the first <u>semiconductor</u> device 1 on, for example, a <u>board</u> stage which can be heated and aligning it with the second <u>semiconductor</u> chip 2 superposing the second <u>semiconductor</u> chip 2 thereon with a mounter in such a manner as to align their respective <u>bumps</u> with each other and then heating them to a temperature of 300.degree. C. or so under pressure so that the Au-Sn alloy layer 19 may melt and diffuse into Ni of the <u>bump electrodes</u> 11 and 21 to thereby form an intermetallic compound for so-called diffusive joining. Note here that as mentioned above, in an Au-Sn alloy, Au is at least 10 times as large as Sn in diffusion coefficient.

[0085] In this construction, since the bump electrode surface and the Au--Sn alloy layer are intermetallic bonded with each other, they are securely joined to each other at a solder reflow temperature of 260.degree. C. or so during the assembling of the semiconductor device. At the central portion, on the other hand, the Au--Sn alloy layer in an Au--Sn alloyed state and, therefore, melts near a temperature of 300.degree. C. or so but is small in layer thickness, so that it is not peeled off during solder reflowing because it is in the packaged semiconductor device unless an external force is applied on the semiconductor chips. If an external force is applied on it at a high temperature of 300.degree. C. or so, the low-melting point alloy layer melts and, therefore, can be peeled off easily. As such, for example, to replace the second semiconductor chip with a new one, by heating it nearly to a temperature of 280-300.degree. C. and applying an external force thereon, it can be easily separated, thus giving a merit of easy replacement of the semiconductor chip. Note here that the thickness of the Au--Sn alloy layer can be adjusted so that it may not easily peeled off at around a temperature of 300.degree. C.

[0084] The semiconductor chip 1 provided with the Au--Sn layer 19 on the bump electrode 11 can be joined with the second semiconductor chip 2 by, like in the case of the above-mentioned example shown in FIGS. 1A and 1B, putting the first semiconductor device 1 on, for example, a board stage which can be heated and aligning it with the second semiconductor chip 2 superposing the second semiconductor chip 2 thereon with a mounter in such a manner as to align their respective bumps with each other and then heating them to a temperature of 300.degree.

Application/Control Number: 10/695,630

Art Unit: 2826

C. or so under pressure so that the Au-Sn alloy layer 19 may melt and diffuse into Ni of the <u>bump electrodes</u> 11 and 21 to thereby form an intermetallic compound for so-called diffusive joining. Note here that as mentioned above, in an Au-Sn alloy, Au is at least 10 times as large as Sn in diffusion coefficient.

Claims 75, 78 to 82 and 102 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Ratificar et al. (U.S. Patent Application Publication # 2005/0196907 A1) in view of Shibata et al. (U.S. Patent # 6,734,556 B2).

75. Ratificar et al. (figures 1 to 13) specifically figures 1 and 4 show a multi-chip structure 1 comprising: a first chip 10 comprising a pad 14 comprising a copper layer (copper contacts 14) and a nickel layer (nickel-plated copper contacts) over said copper layer; a second chip 20; and solder connecting said pad to said second chip.

[0025] Electrical contacts 14 may comprise gold and/or nickel-plated copper contacts fabricated upon IC die 10. Electrical contacts 14 may comprise Controlled Collapse Chip Connect (C4) solder bumps. In this regard, conductive contacts 14 may be recessed under, flush with, or extending above first side 12 of IC die 10. Electrical contacts 14 may be electrically coupled to the electrical devices that are integrated into IC die 10.

[0027] FIG. 4 illustrates first side 22 of IC die 20 according to some embodiments. First side 22 of IC die 20 includes electrical contacts 24. IC die 20 may comprise a flip chip arrangement in which electrical devices that are integrated therein reside between a substrate of IC die 20 and electrical contacts 24. The substrate of IC die 20 resides between the electrical devices and electrical contacts 24 in other embodiments. Electrical contacts 24 may comprise C4 solder bumps or plated copper contacts. Electrical contacts 24 may be recessed under, flush with, or extending above first side 22 of IC die 20, and may be electrically coupled to the electrical devices that are integrated into IC die 20. Although the embodiments of FIGS. 3 and 4 show electrical contacts 14 and 24 as having substantially square or circular cross section, respectively, in other embodiments one or more of electrical contacts 14 and 24 have cross sections of different and/or varying shapes.

Ratificar et al. fail to explicitly show a tin-containing material connecting said pad to said second chip.

Application/Control Number: 10/695,630

Art Unit: 2826

Shibata is cited for showing a semiconductor device with chip-on-chip construction joined via a low melting point metal layer. Shibata (figures 1 to 17) specifically figure 8 show a multi-chip structure comprising: a first chip 1 comprising a pad 31 comprising a copper layer and a nickel layer 32 over said copper layer; a second chip 2; and a tin-containing material 34 connecting said pad to said second chip for the purpose of providing construction which is capable of interconnecting the electrodes of semiconductor chips without affected by a temperature at which the semiconductor device is mounted and also without deteriorating the properties of the semiconductor chips owing to a high temperature applied thereon.

- 78. The structure of Claim 75, the combination with Shibata show wherein said pad further comprises a gold layer **33** over said nickel layer.
- 79. The structure of Claim 75, the combination with Shibata show wherein said tincontaining bump further comprises copper.
- 80. The structure of Claim 75, the combination with Shibata further comprising a wire 6 wirebonded to said first chip (see figure 1A).
- 81. The structure of Claim 75, the combination with Shibata show wherein said tincontaining material further comprises lead (inherent).
- 82. The structure of Claim 75, the combination with Shibata show wherein said tincontaining material further comprises silver (inherent).
- 102. The structure of claim 75, the combination with Shibata show wherein said tincontaining material **11a** covers a top surface and a sidewall of said pad **11** (see figure 2a).

[0025] Electrical contacts 14 may comprise gold and/or nickel-plated copper contacts fabricated upon IC die 10. Electrical contacts 14 may comprise Controlled Collapse Chip Connect (C4) solder bumps. In this regard, conductive contacts 14 may be recessed under, flush with, or extending above first side 12 of IC die 10. Electrical contacts 14 may be electrically coupled to the electrical devices that are integrated into IC die 10.

[0027] FIG. 4 illustrates first side 22 of IC die 20 according to some embodiments. First side 22 of IC die 20 includes

Application/Control Number: 10/695,630

Art Unit: 2826

electrical contacts 24. IC die 20 may comprise a flip chip arrangement in which electrical devices that are integrated therein reside between a substrate of IC die 20 and electrical 2. contacts 24. The substrate of IC die 20 resides between the electrical devices and electrical contacts 24 in other embodiments. Electrical contacts 24 may comprise C4 solder bumps or plated copper contacts. Electrical contacts 24 may be recessed under, flush with, or extending above first side 22 of IC die 20, and may be electrically coupled to the electrical devices that are integrated into IC die 20. Although the embodiments of FIGS. 3 and 4 show electrical contacts 14 and 24 as having substantially square or circular cross section, respectively, in other embodiments one or more of electrical contacts 14 and 24 have cross sections of different and/or varying shapes.

Therefore, it would have been obvious to one of ordinary skill in the art to use Shibata et al.'s Shibata's tin to modify et al.'s Ratificar et al.'s solder for the purpose of providing construction which is capable of interconnecting the electrodes of semiconductor chips without affected by a temperature at which the semiconductor device is mounted and also without deteriorating the properties of the semiconductor chips owing to a high temperature applied thereon.

Applicant cannot rely upon the foreign priority papers to overcome this rejection because a translation of said papers has not been made of record in accordance with 37 CFR 1.55. See MPEP § 201.15.

Claims 83, 86-89, 91-94, 97-101, 103-107 and 118-161 are allowed.

Claims 108-117 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response

Applicant's arguments filed 9/6/06 have been fully considered, but are most in view of the new and modified grounds of rejections detailed above.

The listed references are cited as of interest to this application, but not applied at this time.

Field of Search	Date
U.S. Class and subclass:	12/10/05
257/777,686,685,723,724,728,676,784,786,775,776,758,7	6/20/06
60,737,734,738	10/30/06
Other Documentation:	12/10/05
foreign patents and literature in	6/20/06
257/777,686,685,723,724,728,676,784,786,775,776,758,7	10/30/06
60,737,734,738	
Electronic data base(s):	12/10/05
U.S. Patents EAST	6/20/06
	10/30/06

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander O. Williams whose telephone number is (571) 272 1924. The examiner can normally be reached on M-F 6:30AM-7:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272 1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Alexander O Williams Primary Examiner Art Unit 2826

AOW 10/30/06